HARDWARE IMPLEMENTATION OF METHODOLOGIES OF FIXED POINT DIVISION ALGORITHMS

Publications

Share / Export Citation / Email / Print / Text size:

International Journal on Smart Sensing and Intelligent Systems

Professor Subhas Chandra Mukhopadhyay

Exeley Inc. (New York)

Subject: Computational Science & Engineering, Engineering, Electrical & Electronic

GET ALERTS

eISSN: 1178-5608

DESCRIPTION

53
Reader(s)
80
Visit(s)
0
Comment(s)
0
Share(s)

VOLUME 10 , ISSUE 3 (September 2017) > List of articles

HARDWARE IMPLEMENTATION OF METHODOLOGIES OF FIXED POINT DIVISION ALGORITHMS

D. Kumar * / P. Saha * / A. Dandapat *

Keywords : Digit recurrence, Division algorithm, Fixed point, FPGA, Newton-Raphson, Verilog.

Citation Information : International Journal on Smart Sensing and Intelligent Systems. Volume 10, Issue 3, Pages 630-645, DOI: https://doi.org/10.21307/ijssis-2017-227

License : (CC BY-NC-ND 4.0)

Received Date : 28-May-2017 / Accepted: 24-July-2017 / Published Online: 01-September-2017

ARTICLE

ABSTRACT

This paper describes the hardware implementation methodologies of fixed point binary division algorithms. The implementations have been extended for the execution of the reciprocal of the binary numbers. Radix-2 (binary) implementations of digit recurrence and multiplicative based methods have been considered for comparison. Functionality of the algorithms have been verified in Verilog hardware description language (HDL) and synthesized in Xilinx ISE 8.2i targeting the device xc4vlx15-12sf363 of Virtex4 family. Implementation was done for both signed and unsigned number systems, having bit width of operands vary as an exponential function of 􀀂􀀃, where 􀀃=2 to 5. Performance parameters have been calculated in terms of clock frequency, FPGA slice utilization, latency and power consumption. Implementation results indicate that multiplicative based algorithm is superior in terms of latency, while digit recurrence algorithms are consuming low power along-with less area overhead.

Content not available PDF Share

FIGURES & TABLES

REFERENCES

  1. D. W. Matula, M. T. Panu and J. Y. Zhang, "Multiplicative Division Employing Independent Factors," IEEE Transactions on Computers, vol. 64, no. 7, pp. 2012-2019, July 2015.
  2. M. D. Ercegovac and J. M. Muller, "Variable radix real and complex digit-recurrence division," IEEE International Conference on Application-Specific Systems, Architecture Processors (ASAP'05), 2005, pp. 316-321.
  3. E. Antelo, T. Lang, P. Montuschi and A. Nannarelli, "Digit-recurrence dividers with reduced logical depth," in IEEE Transactions on Computers, vol. 54, no. 7, pp. 837-851, July 2005. doi: 10.1109/TC.2005.115
    [CROSSREF]
  4. J. Ebergen, I. Sutherland and A. Chakraborty, "New division algorithms by digit recurrence," Conference Record of the Thirty-Eighth Asilomar Conference on Signals, Systems and Computers, 2004, pp. 1849-1855 Vol.2.
  5. E. Antelo, T. Lang, P. Montuschi and A. Nannarelli, "Low latency digit-recurrence reciprocal and square-root reciprocal algorithm and architecture," 17th IEEE Symposium on Computer Arithmetic (ARITH'05), 2005, pp. 147-154.
  6. M. D. Ercegovac and T. Lang, “Digital Arithmetic”, Morgan Kaufmann publishers, New York, 2004. 643
  7. R. Goldberg, G. Even and P. M. Seidel, "An FPGA implementation of pipelined multiplicative division with IEEE Rounding," 15th Annual IEEE Symposium on Field- Programmable Custom Computing Machines (FCCM 2007), Napa, CA, 2007, pp. 185-196.
  8. N. Kikkeri and P. M. Seidel, "Formal verification of parametric multiplicative division implementations," 2005 International Conference on Computer Design, 2005, pp. 599-602.
  9. G. Even and P. M. Seidel, "Pipelined multiplicative division with IEEE rounding," Proceedings 21st International Conference on Computer Design, 2003, pp. 240-245.
  10. M. Ito, N. Takagi and S. Yajima, "Efficient initial approximation for multiplicative division and square root by a multiplication with operand modification," in IEEE
    Transactions on Computers, vol. 46, no. 4, pp. 495-498, Apr 1997.
  11. B. Jovanovic, R. Jevtic and C. Carreras, "Binary Division Power Models for High-Level Power Estimation of FPGA-Based DSP Circuits," IEEE Transactions on Industrial Informatics, vol. 10, no. 1, pp. 393-398, Feb. 2014.
  12. Z. Liang and H. Gao, "Formation Algorithms for Multiple Mobile Robots Based on Vision Detection", International Journal on Smart sensing and Intelligent Systems, vol. 9, no. 4, pp. 1840-1858, December 2016.
  13. W. Xiong, "Structural Design and Motion Analysis of Universal Mobile Quadruped Robot", International Journal on Smart sensing and Intelligent Systems, vol. 9, no. 3, pp. 1305-1322, September 2016.
  14. Y. Qin and H. Ying, "PGSA-Based Localization Algorithm for Wireless Sensor Network", International Journal on Smart sensing and Intelligent Systems, vol. 9, no. 3, pp. 1287-1304, September 2016.
  15. Z. Ju-Wei, W. Yu and W. Ya-le, "A Deployment Algorithm of Heterogeneous Underwater Sensor Network Based on Acoustic and Magnetic Joint Sensing Model", International Journal on Smart sensing and Intelligent Systems, vol. 9, no. 4, pp. 2149-2166, December 2016.
  16. Q. Zhou and X. Liu, "A Blind Assessment Method of Image Compression Quality Based on Image Variance", International Journal on Smart sensing and Intelligent Systems, vol. 9, no. 4, pp. 2131-2148, December 2016.
  17. J. C. Majithia, T. J. Koehler and W. Banks, "A Low-Cost Binary Division Circuit for Digital Instrumentation," IEEE Transactions on Instrumentation and Measurement, vol. 23, no. 1, pp. 32-35, March 1974.
  18. M. D. Ercegovac and T. Lang, "Division with limited precision primitive operations," Proceedings of Thirty-Fifth Asilomar Conference on Signals, Systems and Computers, 2001, pp. 841-845.
  19. B. Parhami, "Computer Arithmetic: Algorithms and hardware design", Oxford university press, New York, 2000.
  20. K. Jun and E. E. Swartzlander, "Improved non-restoring division algorithm with dual path calculation," IEEE 56th International Midwest Symposium on Circuits and Systems (MWSCAS), Columbus, OH, 2013, pp. 1379-1382.
  21. K. Jun and E. E. Swartzlander, "Modified non-restoring division algorithm with improved delay profile and error correction," Conference Record of the Forty Sixth Asilomar Conference on Signals, Systems and Computers (ASILOMAR), Pacific Grove, CA, 2012, pp. 1460-1464.
  22. M. E. Isenkul, "A comparative performance analysis for the computer arithmetic based fast division algorithms," 24th Signal Processing and Communication Application Conference (SIU), Zonguldak, 2016, pp. 629-632.
  23. P. Krishnamoorthy and R. Tekumalla, "Quotient prediction for low power division," IEEE International SOC Conference, Erlangen, 2013, pp. 273-277. doi:
    10.1109/SOCC.2013.6749700645

EXTRA FILES

COMMENTS