SIGNAL SENSING BY THE ARCHITECTURE OF EMBEDDED I/O PAD CIRCUITS

Publications

Share / Export Citation / Email / Print / Text size:

International Journal on Smart Sensing and Intelligent Systems

Professor Subhas Chandra Mukhopadhyay

Exeley Inc. (New York)

Subject: Computational Science & Engineering, Engineering, Electrical & Electronic

GET ALERTS

eISSN: 1178-5608

DESCRIPTION

6
Reader(s)
17
Visit(s)
0
Comment(s)
0
Share(s)

VOLUME 7 , ISSUE 1 (March 2014) > List of articles

SIGNAL SENSING BY THE ARCHITECTURE OF EMBEDDED I/O PAD CIRCUITS

Shen-Li Chen * / Yang-Shiung Cheng

Keywords : Circuit under pad (CUP), electrostatic discharge (ESD), electromagnetic interference (EMI),  gate-coupled circuit, gate-grounded nMOS (GGnMOS), human-body model (HBM).

Citation Information : International Journal on Smart Sensing and Intelligent Systems. Volume 7, Issue 1, Pages 196-213, DOI: https://doi.org/10.21307/ijssis-2017-652

License : (CC BY-NC-ND 4.0)

Received Date : 12-November-2013 / Accepted: 25-February-2014 / Published Online: 27-December-2017

ARTICLE

ABSTRACT

In this study, the detecting structures in an embedded CUP wafer, which are called sensors,are investigated through a contactless sensing analysis. These novel sensing structures, which were designed using the ADS 2009 platform and the design rules for the TSMC 0.18-μm CMOS process, were placed under bonding pads. However, signals would still pass through these I/O sensing structures (i.e., ESD devices or circuits) and become coupled up to the pads of the top-layer metal as square, sinusoidal, or ESD pulse waveforms are injected. Through the resulting sensing relationship, we could then judge whether or not the bottom circuit is a good candidate for EMI consideration. Eventually, it
was found that during an ESD occurred situation, a strong signal coupling can be sensed by the ESD protection circuits, especially by gate-coupled ESD protection circuitry.

Content not available PDF Share

FIGURES & TABLES

REFERENCES

[1] International Technology Roadmap for Semiconductors, pp. 88-89, 2011.
[2] G. Heinen, R. J. Stierman, D. Edwards, and L. Nye, "Wire Bonds Over Active Circuits", in Proceedings of Electronic Components and Technology Conference, 1994, pp. 922–928.
[3] M. Tagami, H. Ohtake, M. Abe, F. Ito, T. Takeuchi, K. Ohto, T. Usami, M. Suzuki, T. Suzuki,N. Sashida, Y. Hayashi, "Comprehensive Process Design for Low-cost Chip Packaging With Circuit-under-pad (CUP) Structure in Porous-SiOCH Film", in IEEE International
Interconnect Technology Conference, 2005, pp. 12-14.
[4] M. Tagami, F. Ito, N. Inoue, Y. Hayashi, "Material and Structure Designs for Reliable Quad Flat-Package for Scaled-Down Ultra Large Scale Integrations with Porous Low Interconnects", IEEE Transactions on Components, Packaging and Manufacturing
Technology, vol. 3, no. 3, pp. 384-390, 2013.
[5] S. Hunter, J. Martinez, C. Salas, M. Salas, J. Schofield, S. Sheffield, K. Wilkins, B.Rasmussen, T. Ruud, V. McBride, "Use of Harsh Wafer Probing to Evaluate Traditional and CUP Bond Pad Structures", IEEE Transactions on Components, Packaging and Manufacturing Technology, vol. 3, no. 4, pp. 1-8, 2013.
[6] Ming-Dou Ker, Jeng-Jie Peng, "Fully Process Compatible Layout Design on Bond Pad to Improve Wire Bond Reliability in CMOS ICs", IEEE Transactions on Electron Devices, vol.25, no. 2, pp. 309-316, 2002.
[7] Lim Chee Chian and Goh koh Hoo, "AuAg Alloy Wire Bonding Process Capability and Reliability Assessment", in 11th International Symposium on Advanced Packaging Materials:Processes, Properties and Interface, 2006, p. 158.
[8] Wei-Sun Loh, M. Corfield, Hua Lu, S. Hogg, T. Tilford, C.M. Johnson, "Wire Bond Reliability for Power Electronic Modules-Effect of Bonding Temperature", in International Conference on Thermal, Mechanical and Multi-Physics Simulation Experiments in Microelectronics and Micro-Systems, 2007, pp. 1-6.
[9] M.J. McCracken, Hyoung Joon Kim, M. Mayer, J. Persic, June Sub Hwang, Jeong-Tak Moon,"Assessing Au-Al wire bond reliability using integrated stress sensors", in 12th IEEE Intersociety Conference on Thermal and Thermo-mechanical Phenomena in Electronic
Systems, 2010, pp. 1-9.
[10] J. Goehre, U. Geissler, M. Schneider-Ramelow, K. Lang, "Influence of Bonding Parameters on the Reliability of Heavy Wire Bonds on Power Semiconductors", in 7th International Conference on Integrated Power Electronics Systems, 2012, pp. 1-6.
[11] UMC-Fab 0.5 μm 5 V/18 V Polycide Process Design Rules, 2006.
[12] Advanced Design System (ADS) software, Agilent Technologies, Ver. 2009.
[13] O. Malik, F. J. De la Hidalga-W, "Device Application of Non-equilibrium MOS Capacitors Fabricated on High Resistivity Silicon", International Journal on Smart Sensing and Intelligent Systems, vol. 4, no. 4, pp. 686-697, 2011.
[14] N. Eidenberger and B. G. Zagar, "Capacitive Sensor Design Utilizing Conformal Mapping Methods", International Journal on Smart Sensing and Intelligent Systems, vol. 5, no. 1, pp. 36-56, 2012.
[15] Jon Barth, Koen Verhaege, Leo G. Henry, John Richner, "TLP Calibration, Correlation, Standards and New Techniques", in 22nd EOS/ESD Symposium, 2000, pp. 85-96.
[16] D. Bonfert, H. Wolf, H. Gieser, P. Svasta, A. Romanescu, E. Cazacu, "Transmission Line Pulse Stress on Thick Film Resistors", in 30th International Spring Seminar on Electronics Technology, 2007, pp. 70-75.
[17] D. Linten, S. Thijs, A. Griffoni, M. Scholz, S.-H. Chen, D. Lafonteese, V. Vashchenko, M.Sawada, A. Concannon, P. Hopper, P. Jansen and G. Groeseneken, "HBM parameter extraction and transient safe operating area", in 32nd EOS/ESD Symposium, 2010, pp. 1-8.
[18] A.P. Herlambang, Gene Sheu, Shao-Ming Yang, P.T. Sulistyanto, Shang-Hui Tu, Jin-Shyong Jan, Yeh-Ning Jou, Chia-Wei Hung, "ESD simulation on GGnMOS for 40V BCD",in IEEE Region 10 Conference (TENCON), 2010, pp. 80-83.
[19] Shen-Li Chen and Guan-Jhong Chen, "Evaluating nMOSFET ESD Protection Designs: An Overview", Applied Mechanics and Materials, vols. 268-270, pp. 1357-1360, 2013.
[20] Ming-Dou Ker, "Whole-Chip ESD Protection Design with Efficient Vdd-to-Vss ESD Clamp Circuits for Submicron CMOS VLSI", IEEE Transaction on Electron Devices, vol. 46, no. 1,pp. 173-183, 1999.
[21] Jen-Chou Tseng, Chung-Ti Hsu, Chia-Ku Tsai, Yu-Ching Liao, Ming-Dou Ker, "ESD Protection Design for Low Trigger Voltage and High Latch-up Immunity", in 17th IEEE International Symposium on the Physical and Failure Analysis of Integrated Circuits (IPFA), 2010, pp. 1-4.
[22] Ming-Dou Ker, Wei-Jen Chang, Chang-Tzu Wang, Wen-Yi Chen, "ESD Protection for Mixed-Voltage I/O in Low Voltage Thin-Oxide CMOS", in IEEE International Solid-State Circuits Conference, 2006, pp. 2230-2237.
[23] Hang Fan, Lingli Jiang, Bo Zhang, "A Simple and Effective ESD Protection Structure for High-voltage-tolerant I/O pad", in International Conference on Communications, Circuits and Systems, 2010, pp. 605-608.
[24] H. Jin, S.R. Dong, M. Miao, J. Wu, F. Ma, J.K. Luo, J.J. Liou, "Whole chip ESD protection for 2.4 GHz LNA", in International Conference of Electron Devices and Solid-State Circuits,2011, pp. 1-2.

EXTRA FILES

COMMENTS