

# Impact of lanthanum doped zirconium oxide (LaZrO<sub>2</sub>) gate dielectric material on FinFET inverter

Gurpurneet Kaur<sup>1,\*</sup>, Sandeep Singh Gill<sup>2</sup> and Munish Rattan<sup>3</sup>

<sup>1</sup>I. K. Gujral Punjab Technical University, Kapurthala, Punjab, 144603, India.

<sup>2</sup>National Institute of Technical Teachers Training and Research, Chandigarh, Punjab, 160019, India.

<sup>3</sup>Guru Nanak Dev Engineering College, Ludhiana, Punjab, 141006, India.

\*E-mail: gurpurneetkaur@gmail.com

This paper was edited by Ashutosh Sharma.

Received for publication September 19, 2020.

## Abstract

Fin-typed field effect transistor (FinFET) has considered a suitable device for low power and high-performance applications. The incorporation of gate dielectric lanthanum doped zirconium oxide (LaZrO<sub>2</sub>) in the 14nm silicon on insulator (SOI) FinFET not only enhanced effective carrier mobility but also diminished the short channel effects (SCEs). The FinFET embodiment with LaZrO<sub>2</sub> has dwindled subthreshold swing (SS), reduced drain-induced barrier lowering (DIBL), and raised on-current to off-current ratio as a contrast to SiO<sub>2</sub>-based FinFET. A remarkable enhancement of 1.18x, 11x, and 1.3x for transconductance ( $g_m$ ), early voltage ( $V_{EA}$ ), and an intrinsic gain ( $A_v$ ), respectively, have been investigated. Further, LaZrO<sub>2</sub>-based n-FinFET and p-FinFET devices have devised with equal dimensions. The improved noise margin of 0.375V using a single-fin FinFET-based inverter circuit has proven the acceptance of this device in a circuit application.

## Keywords

FinFET, Inverter, Dielectric, Subthreshold swing, Drain-induced barrier lowering, Transconductance.

Recently, several miniature devices have developed for low power and high-performance application circuits. It has inspected that fin-typed field effect transistor (FinFET) device shows a substantial reduction in short channel effects (SCEs) as well as leakage current, better switching rate, and consumes less power in comparison to other devices (Gargini, 2020; Colinge, 2008; Sachid and Chenming, 2012). For satisfying the need for the latest portable appliances such as mobile phones, microprocessors, cache memories in computers, the FinFET device has been considered as an appropriate solution. Most of the semiconductors industries such as Samsung, Intel, TSMC, and global foundries are utilizing FinFET devices in their latest processors (Businesswire, 2017). The authors have designed the FinFET-based accumulator to store temporary data bits in the memory (Sathya et al., 2017). FET-based biosensors have also been developed with the help of evolutionary algorithms for biomedical

applications. Thus, this device includes additional features viz. high switching speed, low leakage, and small size, making it a prominent substitute in every application field (Sharma and Kumar, 2019a, 2019b; Pindoo and Sinha, 2020; Rathee et al., 2019). Higher leakage current and subthreshold slope in GAA-FET make it unsuitable for low power applications. The device design with novel materials remains the target research area for the IC design engineers. In sub-22nm technology, the direct tunneling gate leakage current has reduced with novel high-k gate dielectric materials like Al<sub>2</sub>O<sub>3</sub> ( $k=9$ ), ZrO<sub>2</sub> (25), HfO<sub>2</sub> (25), TiO<sub>2</sub> (80), Y<sub>2</sub>O<sub>3</sub> (15), Ta<sub>2</sub>O<sub>5</sub> (22), LaZrO<sub>2</sub> (40), and CeO<sub>2</sub> (23-26). It has observed that for suitable future scaling, a dielectric with  $k$  over 40 is preferred, and lanthanum doped zirconium oxide (LaZrO<sub>2</sub>) has been considered as the promising high-k gate dielectric material for sub-22nm node FinFET devices (Gaskell et al., 2007; Zhao et al., 2012; Liu et al., 2019; Cheng et al., 1999; Wikipedia 14nm process, 2020).

In this work, the impact on the performance of 14nm SOI FinFET has been analyzed with conventional SiO<sub>2</sub> and high-k gate dielectric materials, LaZrO<sub>2</sub>. Further, n-FinFET (N channel FinFET) and p-FinFET (P channel FinFET) devices of the same dimensions have been devised using common gate material (workfunction=4.6eV) and LaZrO<sub>2</sub> ( $k=40$ ) as gate oxide material (Zhao et al., 2011). The inverter circuit designed with these devices explained its suitability in circuit applications. The proposed circuit's performance has been analyzed by calculating the noise margin of a single fin configuration. The noise margin (0.375V) of the simulated inverter circuit has revealed 17% progress as compared to results claimed for the nanowire field-effect transistor (0.32 V) based inverter circuits (Nayak et al., 2014).

The paper has been organized as: the second section explained the design and simulation methodology of the device. Next, the third section discussed the results of the designed FinFET device and its comparison with existing work. Subsequent the fourth section illustrated the performance of FinFET-based inverter. The impact of temperature

and voltage variations on the circuit's noise margin has also been described in the same section. In the last section, the conclusion and future scope of work have been discussed.

## Device specifications and simulation methodology

The 3D structures of n-FinFET with different perspectives have shown in Figures 1 and 2. Table 1 illustrates the device design considerations for n-FinFET and p-FinFET. The novel material LaZrO<sub>2</sub> ( $k=40$ ) high-k gate dielectric has been used for 14 nm FinFETs (Zhao, Zhao, Werner, Taylor and Chalker, 2012; Cheng et al., 1999; Zhao, Zhao, Tao, Werner, Taylor and Chalker, 2012; Kaur et al., 2019). Table 2 describes the important technology computer-aided design (TCAD) device parameters of 14 nm processes for an inverter model, according to International Technology Roadmap for Semiconductors (ITRS) (Wikipedia 14nm process, 2020; Zhao et al., 2011, 2012; Nayak et al., 2014; Kaur et al., 2019; Genius




Figure 1: Bird eye view of SOI n-FinFET: (A) 3D structure of SOI n-FinFET, (B) Side view of device having composite high-k gate dielectric, (C) Layout of n-FINFET device.




Figure 2:  $I_d$ - $V_g$  characteristics of FINFET with reference (de Andrade et al., 2011) and simulation.

User Guide, 2009; Ana and Din, 2011). The simulator's validity has been examined by matching its results with published experimental data in the TCAD environment at 300K as shown in Fig. 2 (de Andrade et al., 2011). Therefore, it shows that this paper's models and parameters are valid (Genius User Guide, 2009).

**Table 1. Structural parameters used in simulation \*As per ITRS dimensions (Wikipedia 14nm process, 2020).**

Device's performance parameters	Simulation work	
	(n-FinFET)	(p-FinFET)
Gate length, $L_g$ (nm)	14	14
Transistor fin pitch (nm)	42	42
Transistor fin width, $W_{Fin}$ (nm)	8	8
Transistor fin height, $H_{Fin}$ (nm)	24	24
Workfunction, WF (eV)	4.6	4.6
Gate dielectric permittivity, $k$	40	40
Physical oxide thickness (nm)	1.1	1.1
Supply voltage, $V_d$ (volts)	0.75	0.75

**Table 2. Important TCAD device parameters for an inverter design.**

Process parameters	Value
Design rule unit lambda ( $\mu\text{m}$ )	0.007
Thickness of substrate region ( $\mu\text{m}$ )	0.03
Height of fin ( $\mu\text{m}$ )	0.024
Thickness of gate oxide ( $\mu\text{m}$ )	0.0011
S/D doping concentration (donor) for nMOS ( $\text{cm}^{-3}$ )	3E20
S/D doping concentration (acceptor) for pMOS ( $\text{cm}^{-3}$ )	3E20
Supply voltage, $V_d$ (V)	0.8V
Thickness of buried oxide ( $\mu\text{m}$ )	0.02
Thickness of poly-silicon gate ( $\mu\text{m}$ )	0.002
Thickness of ILD dielectric ( $\mu\text{m}$ )	0.008
Thickness of ILD Metal 1 ( $\mu\text{m}$ )	0.008
Lateral characteristic length of S/D doping of nMOS ( $\mu\text{m}$ )	0.004
Vertical characteristic length of S/D doping of nMOS ( $\mu\text{m}$ )	0.003
Doping concentration in p-type substrate ( $\text{cm}^{-3}$ )	1E16
Doping concentration in body ( $\text{cm}^{-3}$ )	1E17

The proposed devices have simulated using the following models:

1. Drift diffusion model (DDM), which solves a particular set of Poisson equations, as mentioned in the following equation:

$$\nabla \cdot \epsilon \nabla \psi = -q(p - n + N_D^+ - N_A^-) \quad (1)$$

where  $\psi$  is the electrostatic potential of the vacuum level;  $n$  and  $p$  represents the electron and hole concentration;  $N_D^+$  and  $N_A^-$  represents the ionized doping concentration;  $q$  is an electron charge. The lattice temperature is kept uniform throughout the drift diffusion model.

2. Lombardi surface mobility model has been introduced to address carrier mobility in the inversion layer of the designed device. A cumulative carrier mobility spanning doping-based bulk mobility ( $\mu_B$ ), mobility degradation, scattering due to acoustic phonon ( $\mu_{ac}$ ), and

scattering because of surface roughness ( $\mu_{SR}$ ) is given by:

$$\mu_S^{-1} = \mu_B^{-1} + \mu_{ac}^{-1} + \mu_{SR}^{-1} \quad (2)$$

3. Kane's model can explain the generation of carriers through band to band tunneling ( $G^{BB}$ ) and expressed as:

$$G^{BB} = A.BBT \cdot \frac{E^2}{\sqrt{E_g}} \exp\left(-\frac{E_g}{E}\right) = B.BBT \cdot \frac{E_g^3}{E} \quad (3)$$

where  $E$  denotes electrical field magnitude;  $E_G$  represents the band gap;  $A.BBT$  and  $B.BBT$  are experimental fitting parameters.

4. The carrier recombination process is elaborated by Shockley–Read–Hall (SRH) model which has defined in the following equation:

$$U_{SRH} = \frac{pn - n_i^2}{\tau_p [n + n_i e^{\frac{E_T}{kT_L}}] + \tau_n [p + n_i e^{\frac{E_T}{kT_L}}]} \quad (4)$$

where  $\tau_n$  and  $\tau_p$  are carrier lifetime which are reliant on doping concentration;  $n_i$  denotes the intrinsic carrier concentration;  $E_T$  is energy trap level;  $T_L$  is lattice temperature (Kaur et al., 2019; Genius User Guide, 2019). The variation of electrostatic surface potential along the channel length for  $k=40$  has outlined in Figures 3 and 4 illustrates the simulation procedure in visual TCAD for devising FinFET.




Figure 3: Variation of electrostatic surface potential along the channel length for  $k=40$ , high- $k$  gate dielectric constant.




Figure 4: Flowchart of the simulation procedure involved in visual TCAD.

The set of performance parameters evaluated for the designed structure are drain current at highest value of gate voltage ( $I_{ON}$ ); drain current at lowest value of gate voltage ( $I_{OFF}$ );  $I_{ON}/I_{OFF}$  current ratio; subthreshold swing ( $SS = \partial V_g / \partial \log_{10} I_d$ ); drain-induced barrier lowering (DIBL); threshold voltage ( $V_t$ ); transconductance ( $g_m = \partial I_d / \partial V_g$ ); transconductance generation factor ( $TGF = g_m / I_d$ ); output transconductance ( $g_d = \partial I_d / \partial V_d$ ); intrinsic gain ( $A_v = 20 \times \log_{10}(g_m / g_d)$ ), and early voltage ( $V_{EA} = I_d / g_d$ ). These parameters have been computed with gate voltage ( $V_g$ ) variation of 0 to 0.75V and drain voltage ( $V_d$ ) 50mV and 0.75V as the boundary condition. The difference of gate voltage corresponding to both 20mV and 0.75V drain voltage at drain current ( $I_{DIBL}$ ) of  $4 \times 10^{-7}$  A evaluates DIBL with the formulae stated in the following equation:

$$I_{DIBL} = \frac{W_{eff}}{L_g} \times 10^{-7} \text{ A} \quad (5)$$

where  $W_{eff}$  indicates channel effective width which has measured from the following equation:

$$W_{eff} = 2H_{Fin} + W_{Fin} \quad (6)$$

The constant current method has been used to extract the value of threshold voltage (Siebel et al., 2012).

## Results and discussion

The transfer characteristics of n-FinFET in log and a linear scale for  $L_g=14$  nm,  $V_g=0$  to  $0.75$  V, and  $V_d=0.75$  V has outlined in Figure 5. It has been observed that extracted  $I_{ON}$  ( $4.95 \times 10^{-5}$ ) and  $I_{OFF}$  ( $3.61 \times 10^{-14}$ ) showed thrice enhancement and  $10^{-4}$  factor reduction as compared to the results claimed for the same technology (Lee, 2016; Nirmal et al., 2012). The impact




Figure 5: Transfer characteristics of n-FinFET in log and linear scale for  $L_g = 14$  nm,  $V_g = 0$  to  $0.75$  V and  $V_d = 0.75$  V.

on the performance of the n-FinFET device due to conventional  $\text{SiO}_2$  and novel high-k gate dielectric materials,  $\text{LaZrO}_2$  have been justified in Table 3. The device optimizations of n-FinFET and p-FinFET have done using work function engineering to obtain the improved results for an inverter circuit.

## Impact of conventional and novel dielectric oxides on n-FinFET performance

The novel high-k gate dielectric material  $\text{LaZrO}_2$  has integrated with the n-FinFET device. This material is chemically stable in contact with Silicon and has high crystallization temperature, high dielectric constant and wide energy band gaps ( $\sim 6$  eV) as compared to  $\text{SiO}_2$ . It has deposited on an active silicon channel by atomic layer deposition (ALD) and chemical vapor deposition (CVD) method at high temperature (Gaskell et al., 2007; Zhao et al., 2012; Liu et al., 2019; Chen et al., 2004). The on-current showed the progress of  $2.7 \times$  and off-current demonstrated diminishing by  $10^{-1}$  in high-k gate dielectric compared to conventional  $\text{SiO}_2$ . Due to advancements in carrier transport efficiency, increased electron velocity at the source side, and higher gate capacitance, this further

Table 3. Impacts of gate dielectric  $\text{SiO}_2$  and  $\text{LaZrO}_2$  on the performance of n-FinFET device.

Parameters ( $V_d=0.75$ V, $V_g=0.75$ V)	Simulated n-FinFET	
	Gate dielectric ( $\text{LaZrO}_2$ ) $k=40$	Gate dielectric ( $\text{SiO}_2$ ) $k=3.9$
$I_{ON}$ (A)	$4.95 \times 10^{-5}$	$1.78 \times 10^{-5}$
$I_{OFF}$ (A)	$3.61 \times 10^{-14}$	$5.02 \times 10^{-13}$
$I_{ON}/I_{OFF}$	$1.37 \times 10^9$	$3.50 \times 10^7$
$V_t$ (V)	0.253	0.207
SS(mV/dec)	60.3	67.02
DIBL(mV/V)	10.1	43
$g_m$ (S) (at $V_g=50$ mV)	$2.42 \times 10^{-4}$	$2.69 \times 10^{-5}$
$V_{EA}$ (V) (at $V_g=50$ mV)	10.7	0.88
TGF ( $V^{-1}$ ) (at $V_g=50$ mV)	24.55	23.2266
$g_d$ (S) (at $V_g=50$ mV)	$1.8 \times 10^{-15}$	$1.95 \times 10^{-12}$
$A_V$ (dB) (at $V_g=50$ mV)	183	139.7

improves  $I_{ON}/I_{OFF}$  ratio. It depicted that the achieved current rate for LaZrO<sub>2</sub> increased by a magnitude of 10<sup>2</sup> orders compared to SiO<sub>2</sub>, as outlined in Table 3. This type of device's operation in the subthreshold region can lead to faster switching (Eng et al., 2018; Knoblinger et al., 2008). It has been noticed that the optimum threshold ( $V_t$ ) for  $k=40$  is 26.1 mV in the linear region, which is near to an ideal value. A large  $V_t$  in standby mode produces low leakage current. Hence, it has been recognized that a device with high dielectric permittivity value is suitable for realizing VLSI circuits (Pradhan et al., 2014; Mohapatra et al., 2015).

The incorporation of high-k dielectric material increases electrostatic potential near the drain region, increases gate capacitance, and reduces DIBL, as shown in Figure 3. The theoretical value of SS is 60 mV/dec at 300K and has obtained for the case of high-k gate dielectric material. The percentage reductions of 10 and 76% for SS and DIBL, respectively, have been achieved in comparison to SiO<sub>2</sub>. The smaller DIBL results in low leakage current and lower SS leading to better on/off switching performance (Zhao et al., 2011; Kaur et al., 2018, 2020a, 2020b; Aujla and Kaur, 2019; Eng et al., 2018). The enhanced  $I_{ON}$  leads to better  $g_m$ , as it decides the transistor's gain and operating speed. The  $g_d$  dwindled by order of magnitude 10<sup>-3</sup> and  $g_m$  embellished by a factor of 1.18× compared to conventional material. The low value of  $g_d$  and  $g_m$ 's high value is desirable for analog circuits, and small  $g_d$  increases  $V_{EA}$  and  $A_V$  (Nayak et al., 2014; Kaur et al., 2019; Pradhan et al., 2014; Mohapatra et al., 2015). In MOSFET,  $V_{EA}$  is the hypothesized intercept of saturation output characteristics on the  $V_d$  axis. A remarkable augmentation for  $V_{EA}$  and  $A_V$  has been noticed.

### Comparison of n-FinFET performance with existing work

The performance parameters for the n-FinFET device,  $I_{OFF}$ , and  $I_{ON}/I_{OFF}$  decreased by 1,000 times and increased by 100 times, respectively, at the cost of on-current compared to results claimed in the existing literature (Lee, 2016; Karbalaei et al., 2020). The short channel performance parameters viz. SS and DIBL of simulated n-FinFET declined by 22 and 85% compared to previous alleged work (Lee, 2016). The impressive enhancement by a factor of 10× and 4× is pointed out for  $V_{EA}$  and  $A_V$  compared to 20nm gate length technology for n-FinFET device (Mohapatra et al., 2015). Therefore, it has verified that the simulated device has improved results for electrical and analog performance parameters

compared to the existing literature (Mohapatra et al., 2015).

### Performance optimization of n-FinFET and p-FinFET devices using work function engineering

The design optimization of n-FinFET and p-FinFET devices have been done with superior lanthanum doped zirconium oxide gate material. The perfect V-curve for n-FinFET and p-FinFET have established for saturation (at 0.75V) and linear (at 50mV) operation as congregated in Figures 6 and 7. The similar performances for both devices are realized due to work function engineering using a mid-gap band of 4.6eV and are outlined in Table 4 (Eng et al., 2018; Knoblinger et al., 2008). It has been reported that enhancement in value of work function and high-k gate dielectric material improves the current ratio and lessens device's SS (Kaur et al., 2020a, b). Figure 7 signifies the output characteristic curve for both devices at the supply voltage of 0.5, 0.6, 0.75, 0.8, and 0.85 V.

### Optimized FinFET-based inverter

An inverter circuit has devised in shorted gate (SG) mode configuration by utilizing optimized n-FinFET and p-FinFET devices. The circuit dimensions have shown in Table 2.

The SG mode configuration has preferred due to the advantage of improved drive strength and




Figure 6: Simulated transfer characteristic of n-FinFET and p-FinFET devices.




Figure 7: Output characteristics of n-FinFET and p-FinFET devices for same dimensions:  $L_g = 14$  nm,  $H_{FIN} = 24$  nm,  $W_{FIN} = 8$  nm,  $T_{ox} = 1.1$  nm, WF (N) = 4.6 eV, and  $k = 40$ .

gate-controlled channel. The schematic layout of the designed FinFET-based inverter and structural dimensions has presented in Figure 8. Further, noise margins (NM) have been measured for analyzing the performance of the circuit.

It has defined as the maximum allowable spurious signal accepted by a device without affecting the circuit (VLSI System Design, VLSI Basics, 2019; Yeh et al., 2018). The butterfly curve (VTC) of the FinFET-based inverter has delineated in Figure 9 for




Figure 8: Schematic layout of optimized FinFET-based inverter circuit with dimensions ( $H_{FIN} = 24$  nm,  $T_{ox} = 1.1$  nm,  $k = 40$  and  $WF = 4.6$  eV).




Figure 9: Butterfly curve for proposed FinFET-based inverter (n-FinFET and p-FinFET of equal size) at 0.8 and 0.4 V supply voltage.

Table 4. Performance analysis of FinFET devices.

Metrics	n-FinFET		p-FinFET	
	Lin ( $V_d = 50$ mV)	Sat ( $V_d = 0.75$ V)	Lin ( $V_d = 50$ mV)	Sat ( $V_d = 0.75$ V)
$I_{ON}$ (A)	$1.37 \times 10^{-5}$	$4.95 \times 10^{-5}$	$1.81 \times 10^{-5}$	$4.54 \times 10^{-5}$
$I_{OFF}$ (A)	$2.64 \times 10^{-14}$	$3.61 \times 10^{-14}$	$2.69 \times 10^{-14}$	$3.98 \times 10^{-14}$
$I_{ON}/I_{OFF}$	$0.51 \times 10^9$	$1.37 \times 10^9$	$0.67 \times 10^9$	$1.14 \times 10^9$
SS (mV/dec)	59.9	60.3	59.9	60.9
$V_t$ (V)	0.261	0.253	0.262	0.253
$g_m$ (S)	$5.88 \times 10^{-5}$	$2.42 \times 10^{-4}$	$4.71 \times 10^{-5}$	$2.33 \times 10^{-4}$
TGF ( $V^{-1}$ )	24.68	24.55	24.65	24.37
DIBL (mV/V)	10.1	12.3		

two different voltages. It inferred that the devised inverter circuit performs satisfactory at a low supply voltage of 0.4V. The estimated high noise margin (NMH) and low noise margins (NML) at a supply voltage of 0.8 and 0.4 V are 0.375, 0.375V and 0.195, 0.12V, respectively. The NM of the simulated circuit is improved by 17% (0.375V) as compared to results derived by authors for nanowire field-effect transistor-based inverter (0.32V) (Nayak et al., 2014). The determined static power consumption for a circuit is  $3 \times 10^{-14}$ W (Li et al., 2007).

The dependence of noise margin on temperature (273, 300, 398K) and voltage (0.4, 0.8, 1.2V) variations have been analyzed for LaZrO<sub>2</sub> gate dielectric and delineated in Table 5. It perceived that the increased operating voltage and reduced temperature induces improvement in the noise margin. The degraded noise margin has been observed for lower voltage and higher temperatures (Chakraborty et al., 2013; Bortolon, 2018; Pattanaik et al., 2012).

### Conclusion and future scope

The impact of compound high-k gate dielectric LaZrO<sub>2</sub> on the device's performance has studied using Cogenda TCAD with the drift-diffusion transport framework. The incorporation of high-k dielectric in SOI FinFET devices improves its scalability, reduces chip area, and enhances the storage capacity, making it suitable for high-speed applications and memories. It has been found that the proposed device demonstrates superior SCEs immunity by giving a 10% reduction in SS and 76% decrement in DIBL for LaZrO<sub>2</sub> gate oxide compared to SiO<sub>2</sub> gate oxide. The  $I_{ON}/I_{OFF}$  has improved by two orders of magnitude compared to results claimed in previous generations of MOSFET devices (Lee, 2016). The significant improvements for analog parameters viz.  $g_m$  ( $5.88 \times 10^{-5}$ S),  $V_{EA}$  (10.7V), and  $A_v$  (183dB) in the linear region have also been observed, which evaluate its suitability in circuit applications. Further, optimized n-FinFET and p-FinFET devices have been devised for implementing an inverter. A remarkable advancement in NM (0.375V) of an inverter circuit has been realized compared to acceptable NMs mentioned in the research paper (Nayak et al., 2014). Although the proposed device and its inverter circuit present progress, therefore SRAM implementation can be done in the future.

### Acknowledgments

The authors would like to thank Principal, Guru Nanak Dev Engineering College, Ludhiana. The authors

Table 5. Impact on noise margin due to temperature and voltage variation for simulated inverter circuit

Gate dielectric permittivity value(k)	Temperature (kelvin)			Voltage (volts)		
	273 K	300 K	398 K	0.4 V	0.8 V	1.2 V
40(LaZrO <sub>2</sub> )	NMH (V)	NML (V)	NML (V)	NMH (V)	NML (V)	NML (V)
	0.4	0.377	0.35	0.195	0.375	0.55
	NMH (V)	NML (V)	NML (V)	NMH (V)	NML (V)	NML (V)
	0.4	0.375	0.35	0.195	0.375	0.55
	NMH (V)	NML (V)	NML (V)	NMH (V)	NML (V)	NML (V)
	0.4	0.375	0.35	0.195	0.375	0.55

would like to express gratitude to Dean RIC, I. K. Gujral Punjab Technical University, Kapurthala. The first author would like to thank to Amit Saini for software support.

## Literature Cited

- Ana, F. and Din, N. U. 2011. Gate workfunction engineering for deep sub-micron MOSFET's: motivation, features and challenges. *International Journal of Electronics and Communication Technology* 2: 29–35.
- Aujla, S. K. and Kaur, N. 2019. Optimization of dual-K gate dielectric and dual gate heterojunction SOI FinFET at 14 nm gate length. *IETE Journal of Research* 1–9.
- Bortolon, F. T. 2018. Static Noise Margin Analysis for CMOS Logic Cells in Near-Threshold. Master dissertation, Universidade Federal Do Rio Grande Do Sul, Brazil.
- Businesswire 2017. available at: <https://www.businesswire.com/news/home/20170607005803/en/Global-FinFET-Technology-Market-2017-2021-With-Intel-TSMC-Samsung-GlobalFoundries-SMIC-Qualcomm-Dominating-Research-and-Markets>.
- Chakraborty, A. S., Chanda, M. and Sarkar, C. K. 2013. "Analysis of noise margin of CMOS inverter in sub-threshold regime", 2013 Students Conference on Engineering and Systems (SCES), Allahabad, April 12-14.
- Chen, F., Bin, X., Hella, C., Shi, X., Gladfelter, W. L. and Campbell, S. A. 2004. A study of mixtures of HfO<sub>2</sub> and TiO<sub>2</sub> as high-k gate dielectrics. *Microelectronics Engineering* 72: 263–266.
- Cheng, B., Cao, M., Rao, R., Inani, A., Voorde, P. V., Greene, W. M., Stork, J. M., Yu, Z., Zeitzoff, P. M. and Woo, J. C. 1999. The impact of high-gate dielectrics and metal gate electrodes on sub-100 nm MOSFET's. *IEEE Transactions on Electron Devices* 46(7): 1537–1544.
- Colinge, J. P. 2008. *Handbook of FinFETs and other Multi-gate Transistors* Springer Science+ Business Media Publishers, Springer-Verlag US.
- de Andrade, M. G. C., Martino, J. A., Aoulaiche, M., Collaert, N., Simoen, E. and Claeys, C. 2011. "Behavior of triple-gate bulk FinFETs with and without DTMOs operation", Proceedings of the IEEE International Conference on Ultimate Integration of Silicon, Cork, Ireland, March 14-16.
- Eng, Y. C., Hu, L., Chang, T. F., Hsu, S., Chiou, C. M., Wang, T., Yang, C. W., Cheng, O., Wang, C. Y., Tseng, C. S. and Huang, R. 2018. Importance of VDIBLSS/ (Ion/Ioff) in evaluating the performance of N-channel bulk FinFET devices. *IEEE Journal of Electron Devices Society* 6: 207–213.
- Gargini, P. 2020. ITRS past, present and future. ITRS 2.0 publication, 2015. available at: <http://www.itrs2.net/itrs-reports.html/> (accessed July 2020).
- Gaskell, J. M., Jones, A. C., Aspinall, H. C., Taylor, S., Taechakumpat, P., Chalker, P. R., Heys, P. N. and Odedra, R. C. 2007. Deposition of lanthanum zirconium oxide high- $\kappa$  films by liquid injection atomic layer deposition. *Applied Physics Letter* 91(11): 112912.
- Karbalaei, M., Dideban, D. and Heidari, H. 2020. Impact of high-k gate dielectric with different angles of coverage on the electrical characteristics of gate-all-around field effect transistor: a simulation study. *Results in Physics* 16: 1–17.
- Kaur, A., Mehra, R. and Saini, A. 2019. Hetero-dielectric oxide engineering on dopingless gate all around nanowire MOSFET with Schottky contact source/drain. *AEU – International Journal of Electronics and Communications* 111: 1–8.
- Kaur, G., Gill, S. S. and Rattan, M. 2020a. Whale optimization algorithm for performance improvement of silicon-on-insulator FinFETs. *International Journal of Artificial Intelligence* 18(1): 63–81.
- Kaur, G., Gill, S. S. and Rattan, M. 2020b. Impact of high-k gate dielectric and workfunctions variation on Electrical Characteristics of VeSFET. International Conference on Advanced Machine Learning Technologies and Applications (AMLTA 2020), Jaipur, February.
- Kaur, N., Rattan, M. and Gill, S. S. 2018. Design and optimization of novel shaped FinFET. *Arabian Journal of Science and Engineering* 44: 3101–3116.
- Knoblinger, G., Fulde, M. and Pacha, C. 2008. "Multi-gate MOSFET circuit design", In Colinge, J. P. (Ed.), *FinFETs and other Multi-gate Transistors*, Springer, Boston, MA, pp. 293–335, available at: [https://doi.org/10.1007/978-0-387-71752-4\\_7](https://doi.org/10.1007/978-0-387-71752-4_7).
- Lee, J. H. 2016. Bulk FinFETs: design at 14 nm node and key characteristics. Nano Devices and Circuit Techniques for Low-Energy Applications and Energy Harvesting, Dordrecht: KAIST Research Series, Springer Science+Business Media, pp. 33–64.
- Li, Y., Hwang, C. H. and Yu, S. M. 2007. Numerical simulation of static noise margin for a six-transistor static random access memory cell with 32nm fin typed field effect transistor. Computational Science-ICCS 2007, Beijing, May 27-30, Lecture notes in Computer Science 4490, Springer, Berlin, Heidelberg.
- Liu, L. N., Tang, W. M. and Lai, P. T. 2019. Review: advances in La-based high-k dielectrics for MOS applications. *Coatings* 9(4): 1–30.
- Mohapatra, S. K., Pradhan, K. P., Singh, D. and Sahu, P. K. 2015. The role of geometry parameters and fin aspect ratio of sub-20nm SOI-FinFET: an analysis towards analog and RF circuit design. *IEEE Transactions on Nanotechnology* 14(3): 546–554.
- Nayak, K., Bajaj, M., Konar, A., Oldiges, P. J., Natori, K., Iwai, H., Murali, K. V. and Rao, V. R. 2014. CMOS logic device and circuit performance of Si gate all around nanowire MOSFET. *IEEE Transaction on Electron Devices* 61(9): 3066–3074.
- Nirmal, D., Vijayakumar, P., Samuel, P. P. C., Jebalin, B. K. and Mohankumar, N. 2012. Subthreshold analysis of nanoscale FinFETs for ultra-low power

application using high-k materials. *International Journal of Electronics* 10(6): 1–15.

Pattanaik, M., Birla, S. and Singh, R. K. 2012. Effect of temperature & supply voltage variation on stability of 9T SRAM cell at 45 nm technology for various process corners. *Circuits and Systems* 3(2): 200–204.

Pindoo, I. A. and Sinha, S. K. 2020. Increased sensitivity of biosensors using evolutionary algorithm for bio-medical applications. *Radioelectronics and Communications Systems* 63: 308–318.

Pradhan, K. P., Mohapatra, S. K., Sahu, P. K. and Behera, D. K. 2014. Impact of high-k gate dielectric on analog and RF performance of nanoscale DG-MOSFET. *Microelectronics Journal* 45(2): 144–151.

Rathee, G., Sharma, A. and Kumar, R. 2019. A secure communicating things network framework for industrial IoT using blockchain Technology. *Ad Hoc Network* Vol. 94 p. 101933.

Sachid, A. B. and Chenming, H. 2012. *A Little Known Benefit of FinFET over Planar MOSFET in High-Performance Circuits at Advanced Technology Nodes* Napa, CA, USA, Proc. IEEE Int. SOI Conf.

Sathya, N., Anto Bennet, M., Mageswari, M., Priya, M. and Kayalvizhi, M. 2017. Design of low complexity accumulator using FinFET for various technologies. *International Journal on Smart Sensing and Intelligent Systems* 10(5): 225–235.

Sharma, A. and Kumar, R. 2019a. A constrained framework for context-aware remote E-healthcare (CARE) services. *Transactions on Emerging Telecommunications Technologies* e3649, available at: <https://doi.org/10.1002/ett.3649>.

Sharma, A. and Kumar, R. 2019b. Service-level agreement—energy cooperative quickest ambulance

routing for critical healthcare services. *Arabian Journal for Science and Engineering* 44: 3831–3848.

Siebel, O. F., Schneider, M. C. and Galup-Montoro, C. 2012. MOSFET threshold voltage: definition, extraction and some applications. *Microelectronics Journal* 43(5): 329–336.

VLSI System Design, VLSI Basics 2019. available at: [https://www.vlssystemdesign.com/noise-margin/Noise margin formula](https://www.vlssystemdesign.com/noise-margin/Noise%20margin%20formula).

Wikipedia 14nm process 2020. available at: [https://en.wikipedia.org/wiki/14\\_nm\\_process](https://en.wikipedia.org/wiki/14_nm_process).

Genius User Guide. 2009. Singapore: Cogenda, available at: [http://www.i-vis.co.jp/pdf/cogenda/User\\_Guide.pdf](http://www.i-vis.co.jp/pdf/cogenda/User_Guide.pdf).

Yeh, M. S., Luo, G. L., Hou, F. J., Sung, P. J., Wang, C. J., Su, C. J., Wu, C. T., Huang, Y. C., Hong, T. C., Chen, B. Y. and Chen, K. M. 2018. GeFinFET CMOS inverters with improved channel surface roughness by using in-situ ALD digital O<sub>3</sub> treatment. Proceedings IEEE 2nd Electron Devices Technology and Manufacturing Conference Proceedings of Technical Papers, Kobe, Japan, July.

Zhao, C., Zhao, C. Z., Werner, M., Taylor, S. and Chalker, P. R. 2012. Review article: advanced CMOS gate stack: present research progress. *International Scholarly Research Nanotechnology Notices* 2012: 1–35, available at: <https://doi.org/10.5402/2012/689023>.

Zhao, C., Zhao, C. Z., Tao, J., Werner, M., Taylor, S. and Chalker, P. R. 2012. Dielectric relaxation of lanthanide-based ternary oxides: physical and mathematical models. *Journal of Nanomaterials* 12: 1–6.

Zhao, C. Z., Werner, M., Taylor, S., Chalker, P. R., Jones, A. C. and Zhao, C. 2011. Dielectric relaxation of La-doped zirconia caused by annealing ambient. *Nanoscale Research Letter* 6(1): 1–6.