SEARCH WITHIN CONTENT
Citation Information : International Journal of Advanced Network, Monitoring and Controls. Volume 1, Issue 1, Pages 0-0, DOI: https://doi.org/10.21307/ijanmc-2016-006
License : (CC BY-NC-ND 4.0)
Published Online: 01-April-2018
In this article,the effect of residual stress on active region misalignmentof laser light sources for vertical cavity surface emitting laser (VCSEL)modulus has been studied.The post-weld-shift variation of active region introduced from the residual stress distribution variation for different VCSELsolder joints, i.e. tin-silver (Sn/3.5Ag) and tin-lead (Sn/37Pb) solder joints,a resimulated by employing the thermal-elastic-plastic finite element model of MARC package.The ball grid solidification in reflow process and the creep deformation in the acceleration aging were simulated and analyze. The time and temperature dependent material properties of solders are employed. Numerical results indicate that the post-weld-shift introduced from residual stress in the solidification process are significant, and are also the key reasons to reduce the coupling efficiency inVCSELpackaging.The non-sequential components models in commercial Zemaxoptical package were used to estimate the optical coupling power loss between the active region and the fibertipin VSCEL modulus.The results show that the proposed post-weld-shift model is feasible to analyze and to improve the solder joint design in the VCSEL packaging.
Melanie Ott, Harry Shaw, September21, 2001,”Evaluation of Vertical Cavity Emitting Lasers (VCSEL) mounted on Diamond Substrates,”NASA/GSFC Component Technology and Radiation Effects Branch.
H. Roscher and R. Michalzik, "Low thermal resistance flip-chip bonding of 850 nm 2-D VCSEL arrays capable of 10 Gbit/s/ch operation", in Proc. IEEE Lasers and Electro-Opt. Soc. Ann. Meet., LEOS 2003, vol. 2, pp. 511−512. Tucson, AZ, USA, Oct. 2003
R.Michalzik, R. King, R. Jäger, S. Müller, and K.J. Ebeling, "VCSEL arrays for CMOS integrated optical interconnect systems" (invited), in Optoelectronic and Wireless Data Management, Processing, Storage, and Retrieval, R. Raymond, P.K. Srimani, R. Su, and C.W. Wilmsen (Eds.), Proc. SPIE 4534, pp. 101−113, 2001.
Anderson, T. ,Guven, I., Madenci, E., and Gustafsson, G, 2000, “The Necessity of Reexamining Previous Life Prediction Analysis of Solder Joints in Electronic Packages,”IEEE, PP.516-520.
Pardeep K. B., Klaus G., Kwang, A. Y., and Ahmer R. S., 1995, “Three-Dimensional Creep Analysis of Solder Joints in Surface Mount Devices,”Transactions of the ASME, vol.117 pp.20-25.
Amagai, M., 1999, “Characterization of Chip Scale Packaging Materials,” Microelectronics Reliability, Vol. 39, pp. 1365-1377.
Zarrow, P., 2000, soldering, SMT 101,pp.80-86.
Lau, J. H. and Pao , Y. H., 1997, Solder Joint Reliability of BGA, CSP, Flip Chip, and Fine Pitch SMT Assemblies, McGraw-Hill, New York, USA.
Ellison, Gordon N., Thermal Computations for Electronic Equipment, Robert E. Krieger Publishing Co., Malabar, Florida, 1989.